A SchedMCore primer



Eric NOULARD - Eric.Noulard@onera.fr Claire PAGETTI - Claire.Pagetti@onera.fr



ETR'2015 in Rennes

August, 26th 2015

http://sites.onera.fr/schedmcore https://forge.onera.fr/projects/schedmcore



Plan

Overview


(2) The Multi-/Many-core era

3 SchedMCore Converte

4 SCHEDMCORE Runner



SCHEDMCORE overall framework



Contributors

- ONERA
 - Eric Noulard
 - Claire Pagetti
 - Wolfgang Puffistch (former Post-Doc)
 - Luca Santinelli
- LIFL
 - Julien Forget
- ISAE
 - Alexandre Hamez
- Former Students
 - Alessandra Melani (Intern)
 - Julie Baro (Intern)
 - Adrien Charles (Intern)
 - Mikel Cordovilla (PhD)



Plan

- 2 The Multi-/Many-core era




So many thanks to many contributors

- thanks to Marc Boyer for allowing me to borrow many slides,
- thanks to Pierre-Loüc Garoche and Xavier Thirioux for being polite when I scream about Lustre Compiler,
- thanks to many early SchedMCore users who contributed to its development,
- thanks to many co-coworkers for many fruitful discussions,
- thanks to many coffee breaks,
- thanks to many lawyers who did not think about trademarking/copyrighting/whatevering the word "many"

This presentation could not have been made without them...



Multi-/Many- core are there already



see http://isscc.org/doc/2014/2014_Trends.pdf





Cache memory


More cores, and more cache

- cache consumes few energy
- cache is efficient

But...


- how to ensure cache coherency with 32 cores?
- why?
- local cache or local memory?
- implicit or explicit communications?
 - message passing vs shared memory
- an old/new programming way





- Bus : shared resource
- Point-to-point : does not scale
- NoC :
 - set of shared resources
 - allow parallel communications






- Core/tile : could be also IO/RAM
 - write/read messages
- Network adapter
 - fragment/reassemble messages into packets
 - send/receive packets
 - flow control
- Routing node : commutation element
 - send/receive <u>flits</u> (≈ 64bits)
 - o also flow control








Routing:






Routing:

 XY : follows the row first, then moves along the column Note : reverse communication uses another path





Routing:

- XY : follows the row first, then moves along the column Note : reverse communication uses another path
- Source routing : source set the path in the header



Routing:


- XY: follows the row first, then moves along the column Note: reverse communication uses another path
- Source routing : source set the path in the header
- Adaptative :
 - route computed "on the fly"
 - minimize link/router load
 - research only?

NoC brings network topics

The NoC on many-core brings the "<u>usual</u>" network issue : contention, forwarding policies (store & forward, wormhole, virtual circuit...), this is the work of <u>network expert</u>.



Tile-based solutions



- Initial architecture : MIT, 2007
- Tile :
 - local multi-core
 - DRAM, I/O...
- NoC between tiles
- Hierarchical design
 - ⇒ multi-core interferences + NoC interferences




Example of Tiled architectures


- Intel SCC research processor
 - experimental processor
 - 24 tiles
 - 2 cores per tile
 - 2Tb/s bisection bandwidth
 - explicit message passing (but virtual global addressing)
- Tilera Gx and now Mx processor http://www.tilera.com/
 - COTS solution
 - from 9 up 100 tiles, 1 core per tile.
 - · 3-level coherent cache architecture
 - High level programming models (Linux SMP POSIX thread, ZOL, Baremetal)
- Kalray MPPA http://www.kalray.eu/kalray/products
 - COTS solution
 - 16 tiles of 16 cores leading to 256 core chip
 - Shared memory within the 16-core Tile and explicit message passing among tiles.
 - High level programming models (Restricted POSIX, Baremetal, OpenCL)




Today: Multi-cores
A few complex cores
Shared on-chip bus
Shared memory
Mostly well understood
Common clock
Communication immediate


Tomorrow: Many-cores
Lots of simple cores
On-chip network
Message passing
How to use efficiently/safely?
Clock synchronization
Communication takes time





Today : Multi-cores A few complex cores Shared on-chip bus Shared memory Mostly well understood Common clock Communication immediate Tomorrow: Many-cores On-chip network Message passing How to use efficiently/safely? Clock synchronization Communication takes time





Today : Multi-cores A few complex cores Shared on-chip bus Shared memory Mostly well understood Common clock

Communication immediate

Tomorrow : Many-cores


On-chip network

Message passing How to use efficiently/safely?

Clock synchronization

Communication takes time


The sliced execution model, see[2]







Today: Multi-cores
A few complex cores
Shared on-chip bus
Shared memory
Mostly well understood
Common clock
Communication immediate

Tomorrow: Many-cores
Lots of simple cores
On-chip network
Message passing
How to use efficiently/safely?
Clock synchronization
Communication takes time







Today : Multi-cores A few complex cores Shared on-chip bus Shared memory Mostly well understood Common clock Communication immediate Tomorrow : Many-cores On-chip network Message passing How to use efficiently/safely? Clock synchronization Communication takes time





Today : Multi-cores A few complex cores Shared on-chip bus Shared memory Mostly well understood Common clock Communication immediate Tomorrow : Many-cores On-chip network Message passing How to use efficiently/safely? Clock synchronization Communication takes time





Today : Multi-coresA few complex cores
Shared on-chip bus

Shared memory
Mostly well understood

Common clock

Communication immediate

Tomorrow : Many-cores


Lots of simple cores

Message passing

How to use efficiently/safely?


Clock synchronization

Communication takes time






SCHEDMCORE overall framework



Lustre/Prelude/SchedMCore



Plan


Overview

(2) The Multi-/Many-core era

- **SchedMCore Converter**
- 4 SchedMCore Runner



A reference task model I



Extendable set of inputs


SCHEDMCORE tools take as input a reference task model which is general enough to be an output of possibly several system modeling tools (Prelude, bare text file, ...).



A reference task model II

SchedMCore toolset takes as input a set of concurrent periodic and dependent communicating tasks $\langle \mathcal{S}, \mathcal{R}, \mathcal{C}[, \mathcal{M}] \rangle$:

• $S = \{\tau_j = (T_j, O_j, D_j, C_j)\}_{j=1,\dots n}$ is a finite periodic task set. τ_j^i is the i^{th} job of τ_j ;



- ullet R is the precedence relation, defined as a set of repetitive <u>job</u> precedence patterns
- \bullet ${\cal C}$ is the communication function, it tells where each task instance writes or reads its data from (buffer or message).
- ullet ${\cal M}$ is an optional partial mapping function which may indicate task placement (on a particular core).



Multiprocessor schedulability analysis: SchedMCore Converter

Dependent periodic task set $\langle \mathcal{S} = \{\tau_0, \dots, \tau_n\}, \mathcal{R}, \mathcal{C} \rangle$

Schedulability analysis of SchedMCore libraries FP, gEDF, gLLF, LLREF Partitioned or not

Preemptive or non-preemptive

Off-line computation

- Valid (fixed) priority assignment
- Off-line schedule

Schedulability analysis

SCHEDMCORE CONVERTER

A tool for the schedulability analysis of [non]-preemptive global and/or partitioned policies.


- encoding of the schedulability analysis or the off-line computation as an equivalent <u>configuration automaton</u>;
- generation of C or UPPAAL [or FIACRE] programs for the exploration.



Sequence of configurations

$ au_i$	I_i	O_i	D_i	C_i	\mathcal{R}
$ au_1$	10	0	10	5	$ au_1 \xrightarrow{(0,0)} au_2$
$ au_2$	30	0	30	10	$ au_2 \xrightarrow{(0,0)} au_3$
$ au_3$	60	1	60	20	$ au_1 \xrightarrow{(0,0)} au_3$

time	0	1	5	10	30	61
τ_1	(10, 0, 10, 5)	(9, 0, 9, 4)	(5, 0, 5, 0)	$(0, 0, 0, 0) \rightarrow (10, 0, 10, 5)$	$(0, 0, 0, 0) \rightarrow (10, 0, 10, 5)$	(9, 0, 9, 4)
τ_2	(30, 0, 30, 10)	(29, 0, 29, 10)	(25, 0, 25, 10)	(20, 0, 20, 5)	$(0, 0, 0, 0) \rightarrow (30, 0, 30, 10)$	(29, 0, 29, 10)
$ au_3$	(60, 1, 60, 20)	(60, 0, 60, 20)	(56, 0, 56, 20)	(51, 0, 51, 20)	(21, 0, 21, 5)	$(0, 0, 0, 0) \rightarrow (60, 0, 60, 20)$






Off-line (optimal) schedule

Generation of a valid schedule on a platform C made up of p processors.

- Produce of a configuration automaton (available only in UPPAAL);
- Search a cycle in the sequence of configurations;
- Combinational explosion;

	T	C	D	О
τ_0	5	1	1	0
τ_1	5	1	2	0
$ au_2$	5	1	1	0
$ au_1 au_2 au_3$	5	2	3	0
$ au_4$	8	2	5	0
$ au_4 au_5 au_6$	8	3	7	0
$ au_6$	20	5	19	0



```
# The following line(s) describe the tasks using 1 line per task on each line one find:
```

- # Task "task name" Period WCET Deadline ReleaseDate
- Task "tau 0" 5 1 1 0
- Task "tau 1"
- Task "tau 2"
- Task "tau 3"
- Task "tau 4"
- Task "tau 5"
- Task "tau 6" 20 5 19 0



A simple textual file [9] may be used to describe a task set. E.g., for the task set : $\mathcal{S} = \{\tau_0 = (0,5,5,1), \tau_1 = (0,5,5,1), \tau_2 = (1,5,5,1), \tau_3 = (1,10,10,1), \tau_4 = (1,10,10,1), \tau_5 = (1,20,20,1)\}$ and the associated precedence constraints $\mathcal{R} = \{(\tau_1,\{(0,0)\},\tau_0),(\tau_1,\{(0,0)\},\tau_3)\}$ the file is :

```
1 TFF-2.0

2 # Task "Name" T C O (D)

3 Task "Tau0" 5 1 0 (5)

4 Task "Tau1" 5 1 0 (5)

5 Task "Tau2" 5 1 1 (5)

6 Task "Tau3" 10 1 1 (10)

7 Task "Tau4" 10 1 1 (10)

8 Task "Tau5" 20 1 1 (20)

9 # Dependency "pred" "succs" words

10 Dependency "Tau1" "Tau0" (0:0)

11 Dependency "Tau1" "Tau3" (0:0,1:0)
```

Comments are beginning with # and expand until the end of the line. A task description begins with the Task keyword followed by the name of the task, its period, its WCET (Worst Case Execution Time), its deadline and finally its release date/offset. A precedence constraint begins with Dependency followed by the name of predecessor and successor tasks and the dependency words [5] that define this contraint. The communication scheme $\mathcal C$ is not described in this file.

The SchedMCore Converter tool transforms a task model description into a formally analyzable model in C or Uppaal. In order to use the lsmc_converter executable, one can play with several options:

- \bullet <u>c</u> : [int] number of processors/cores;
- $\underline{\mathbf{m}}$: [Uppaal |C |all] model type to generate Uppaal, C or both (all);
- \underline{l} : [string] name of the input file, if it's a PRELUDE shared library;
- \bullet \underline{t} : [string] name of the input file, if it's a textual file;
- $\bullet \ \underline{p} : [FP|gEDF \ | gLLF \ | LLREF \ | optimalFP|optimal|all] \ scheduling \ policy;$
- ullet \underline{d} : [determinist|undeterminist] deterministic or undeterministic version (only for policy which required it and only in UPPAAL).

The -h option of the lsmc_converter command gives a complete description of the options and default values.




SCHEDMCORE CONVERTER command line II

Dependent tasks set (S, R, C)


Schedulability analysis for policy :

- Fixed Prority qEDF
- gLLF
- LLREF





Ismc_tracer workflow





Plan


Overview

2 The Multi-/Many-core era

- SchedMCore Converter
- SchedMCore Runner



The runner modes



- mode 1 and 2 are almost the same and shall be used with lsmc_run—nort.
 The only difference is whether if some user functional code is provided or not.
 Textual task files leads to mode 1 whereas prelude library leads to mode 2.
- mode 3 requires some privileges which can be checked with Ismc_checkCapabilities.



\$ 1smc run-nort -h


```
1smc run v1.2
SchedMCore runner tool from the SchedMCore toolset by ONERA
Usage: lsmc_run [-v<level>] [-t <taskfile>|-1 <preludeLibFile>] -s <schedulerLibFile>
[-c <nbcore>]
The runner may be used to run a set of tasks described in a tasks file or Prelude library
  -h, --help
                          Print help and exit
 -V. --version
                          Print version and exit
 -v, --verbose=STRING verbose mask (level) (default='0x21')
 -c, --nb-core=INT
                          the number of processor core(s) (default='2')
                          the scheduler to be used (default='edf')
 -s. --scheduler=STRING
 -p, --policy=STRING
                          same as --scheduler (default='edf')
  -b, --basetime=INT
                          the base period (in micro-seconds) used for
                            execution (default='1000000')
 -m. --maxtick=INT
                          the maximum tick for execution (default='0')
  -B, --burn
                          burn cycles when scheduling task set files (default=off)
  -r, --runtime=INT
                          set affinity of runtime threads to a specific core mask (default='1')
                          use only cores in mask (default='-1')
 -C. --coremask=INT
 Mode: 1smc runner
 lsmc run [-v=[level]] -t <taskfile> -s <schedulerLibFile> [-c <nbcore> ]
 Run tasks specified in an 1smc task file.
  Available options for this mode are:
  -t, --tasks-file=STRING the file containing the tasks description (mandatory)
 Mode: prelude runner
  lsmc_run [-v=[level]] -1 preludeLibFile> -s <schedulerLibFile> [-c <nbcore>]
  Run tasks specified in a prelude library file.
  Available options for this mode are:
  -1, --preludelib=STRING the prelude library containing the tasks description (mandatory)
```



Application execution principles

Layered execution

The execution of an application on a machine equipped with an operating system usually look this way.





Scheduling is an OS decision

Scheduler

The scheduler is traditionally a kernel level task which makes the decision concerning which task runs on which processors.

- the kernel can preempt or block any user task
- the scheduler usually implements scheduling classes, i.e. on Linux you have :
 - SCHED_OTHER: the standard round-robin time-sharing policy
 - SCHED_BATCH : for "batch" style execution of processes
 - SCHED_IDLE : for running very low priority background jobs.
 - SCHED_FIFO : a first-in, first-out policy
 SCHED_RR : a round-robin policy

 - SCHED_DEADLINE : deadline-oriented (Patch

http://www.evidence.eu.com/sched_deadline.html)

Scheduling is a kernel activity

The consequence is that when you want to introduce a new scheduling policy you have to work in the kernel.



Scheduling at user level

User level Scheduler

Implements scheduling in userland (not in kernel) built on top of some predictable kernel scheduler.

We assume we have a kernel scheduler with the following properties :

- fixed-priority scheduler with at least 5 priority levels
- preemptive scheduler

Good news

This fits with the specifications of the POSIX SCHED_FIFO scheduler. see : sched_setscheduler (2).



We need more RTOS primitives

Usual RT programming requirement

Any serious real-time programming environment should cope with real-time building blocks features


- real-time preemptive scheduling : on POSIX see sched_setscheduler (2)
- processor affinity: on Linux see sched_setaffinity (2)
- interrupt isolation/affinity : on Linux see cat /proc/interrupts
- physical memory lock : on POSIX see mlockall (2)
- inter-process (or thread) synchronization : on POSIX see e.q. pthread_mutex_lock(P)

SCHEDMCORE runner solution

A user level real-time scheduler which makes it easy to design and implement new real-time policy including task dependencies as a first-class scheduling parameter.



The runner architecture





Overview The Multi-/Many-core era SchedMCore Converter SCHEDMCORE Runner

SchedMCore objectives

Main objective

Enable research experiments on multi-core/multi-processors real-time scheduling from the design of the application to its real-time execution.



Overview The Multi-/Many-core era SchedMCore Converter SchedMCore Runner

SchedMCore objectives

Main objective

Enable research experiments on multi-core/multi-processors real-time scheduling from the design of the application to its real-time execution.



SchedMCore objectives

Main objective

Enable research experiments on multi-core/multi-processors real-time scheduling from the design of the application to its real-time execution.

Some secondary (but important) goals :

- ease of use
- ② modular → unix way : combine SchedMCore parts or use them independently
- extensible
- portable
- s reusable design for real-time embedding



SchedMCore objectives

Main objective

Enable research experiments on multi-core/multi-processors real-time scheduling from the design of the application to its real-time execution.

Some secondary (but important) goals :

- ease of use
- ② modular → unix way : combine SchedMCore parts or use them independently
- extensible
- portable
- for real-time embedding

Reusable design

SCHEDMCORE framework is NOT an ready-to-embbed environment however its design should be reusable for that purpose and should not have left implementation detail aside since we do execute the functional code.




Reusable parts : Intel SCC example [11]

Design reuse

Many ideas and code from SCHEDMCORE and PRELUDE have been re-used in order to go from design to execution on Intel SCC many-core.

- User provides application, can modify mapping
- PRELUDE and schedulability analysis (SCHEDMCORE CONVERTER) are generic
- Interlude and scheduler (ideas borrowed from SCHEDMCORE RUNNER) target-specific, but portable
- Library, and compilation target-specific



Going generic

This approach has been genericized (SCC, TI C6678, Tilera Gx36, ...) in [12].



Read the source Luke!!

Open Source software

SCHEDMCORE, PRELUDE and LUSTRE compilers are open source softwares (GPL+LGPL). Go, download, compile, patch, contribute.

SchedMCore

- Home site: http://sites.onera.fr/schedmcore
- Forge: https://forge.onera.fr/projects/schedmcore Read-only login: schedmcore - passwd: schedmcore.
- SVN: https://svn.onera.fr/schedmcore/trunk
- Bibliography: http://sites.onera.fr/schedmcore/biblio
- RTFM Please: One may find an on-going draft version of the SCHEDMCORE manual in the schedmcore source: schedmcore/documentation/manual.
 Some technical aspects are described in LSMC technical notes in the schedmcore source: schedmcore/documentation/technotes

Prelude

- Home site: http://www.lifl.fr/~forget/prelude.html
- Forge: http://forge.onera.fr/prelude Read-only login: prelude - passwd: prelude.
- PRELUDE SVN: https://svn.onera.fr/Prelude/Prelude/trunk
- LUSTRE Compiler https://cavale.enseeiht.fr/redmine/projects/lustrec



References I

Julie Baro, Frédéric Boniol, Mikel Cordovilla, Eric Noulard, and Claire Pagetti. Off-line (optimal) multiprocessor scheduling of dependent periodic tasks. http://www.acm.org/conferences/sac/sac2012/
Frédéric Boniol, Hugues Cassé, Eric Noulard, and Claire Pagetti. Deterministic execution model on cots hardware. In Architecture of Computing Systems – ARCS2012, Lecture Notes in Computer Science. Springer, 2012. http://www.arcs2012.tum.de/.
Mikel Cordovilla, Frédéric Boniol, Julien Forget, Eric Noulard, and Claire Pagetti. Developing critical embedded systems on multicore architectures: the prelude-schedmore toolset. In 19th International Conference on Real-Time and Network Systems (RTNS 2011), Nantes, France, September 29-30 2011. IRCCyN lab. http://rtns2011.irccyn.ec-nantes.fr/
Mikel Cordovilla, Frédéric Boniol, Eric Noulard, and Claire Pagetti. Multiprocessor schedulability analyzer. In Proceedings of the 26th ACM Symposium of Applied Computing (SAC'2011), March 2011. http://sites.onera.fr/schedmcore/sites/sites.onera.fr.schedmcore/files/2011_MSA_cordovilla.pdf.
Julien Forget, Emmanuel Grolleau, Claire Pagetti, and Pascal Richard. Dynamic priority scheduling of periodic tasks with extended precedences. In IEEE International Conference on Emerging Technology and Factory Automation (ETFA'11), Toulouse, France, 2011. http://www.lifl.fr/forget/docs/forget-ETFA-2011.pdf.



References II





References III

Wolfgang Puffitsch, Eric Noulard, and Claire Pagetti. Mapping a multi-rate synchronous language to a many-core processor.
http://www.cister.isep.ipp.pt/rtas2013/
Wolfgang Puffitsch, Eric Noulard, and Claire Pagetti. Off-line mapping of multi-rate dependent task sets to many-core platforms. Real-line Systems, 51(5): 526-505, September 2015. http://dx.doi.org/10.1007/s11241-015-9232-1.



Perspectives and on-going work I

More features

Enrich the scheduling analyses features: more on partitioned and non-preemptive scheduling, connect to other real-time oriented languages like Prelude, include a cost model for task communication, tighter connection with other ONERA formal analysis tools, support classical MIF/MAF scheduling analysis out-of-the box...

Go on real Many-core hardware

This is already **done on Intel SCC** see forthcoming publication [11] accepted for RTAS'2013. Nevertheless, we should definitely go further in order to generalize the approach for other many-core (Kalray MPPA, Tilera Gx, \ldots)



Perspectives and on-going work II

Help with probabilistic WCET evaluations

This is an on-going joint-work (with Luca Santinelli and Alessandra Melani).

- ease dynamic user-function loading (any C function may be linked-in for RT execution)
- enhance the SchedMCore Runner with precise timing trace with LTTNG (Linux-only) in order to collect statistical samples and provides entries for probabilistic WCET evaluation.

Industrialize

Find industrial partners which may be interested to include our knowledge and tools into their industrial product.

